



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/320,421	05/26/1999	LEONARD FORBES	303.586US1	4705

21186 7590 09/17/2003

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.  
P.O. BOX 2938  
MINNEAPOLIS, MN 55402

EXAMINER

TRA, ANH QUAN

ART UNIT	PAPER NUMBER
----------	--------------

2816

DATE MAILED: 09/17/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/320,421

Applicant(s)

FORBES ET AL.

Examiner

Quan Tra

Art Unit

2816

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 30 June 2003.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 10,11,13-18,20,26-38 and 40-45 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 10,11,13-18,20,26-38 and 40-45 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

**Priority under 35 U.S.C. §§ 119 and 120**

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

**Attachment(s)**

- ☒ Notice of References Cited (PTO-892)
- ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) \_\_\_\_\_.
- ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_.
- ☐ Notice of Informal Patent Application (PTO-152)
- ☐ Other: \_\_\_\_\_.

### DETAILED ACTION

This office action is in response to the interview on 09/04/2003. Applicant's remark about the official notice in previous rejection is persuasive. The final rejection mailed 04/22/2003 has been withdrawn. A new final rejection is introduced.

#### *Claim Rejections - 35 USC § 103*

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 10, 11, 13-18, 20-24, 26, 27, 29-38, 44 and 45 are rejected under 35 U.S.C. 103(a) as being unpatentable over Austin (USP 5982690) in view of Chung (USP 5442209) and Hidaka (USP 6459301).

As to claim 10, Austin shows in figure 1D a latch circuit (105) comprising: a pair of cross-coupled amplifiers (153, 155 and 154, 156), wherein each amplifier includes: a transistor of a first conductivity type (155, 156); a pair field effect transistors (MOSFETs) of a second conductivity type (153, 154), wherein the drain region of the pair MOSFETs is coupled to a drain region of the transistor of the first conductivity type in the same amplifier, is coupled directly to a gate of the first transistor of the first conductivity type in the other amplifier of the pair of cross-couple amplifiers, and is coupled to a gate of the pair MOSFETs in the other amplifier of the pair of cross-couple amplifiers; a pair of input transmission lines (outputs of circuit 103), wherein each one of the pair of input transmission lines is coupled to another gate of one of the pair MOSFETs in each amplifier, the pair of input transmission lines directly coupling the

Art Unit: 2816

another gate in each amplifier external to the latch circuit; and a pair of output transmission lines (lat, /lat), wherein each one of the pair of output transmission lines is coupled to the drain region of the first transistor and to the drain region of the pair MOSFET. Thus, figure 1D shows all limitations of the claim except for the pair MOSFETs is a dual gated MOSFET. However, Chung teaches in figure 1 a MOS transistor comprising a single drain, a single source and plurality gates. This MOSFET having a function as plurality of transistors connected in parallel. The advantage of Chung's MOSFET is the chip area can be reduced in device fabrication. Therefore, it would have been obvious to one having ordinary skill in the art to make Austin's pair MOSFET (153 and 154) as a transistor having single drain, single source, and two gates (dual gated MOSFET) for the purpose of saving space. Thus, the modified Austin's figure 1D shows all limitations of the claim except for the "dual-gated MOSFET having threshold voltage ranging from about .3V to about 0.35V. However, Hidaka teaches in column 1, lines 32-45, that lower power supply voltage and threshold of the transistors in the circuit will reduce power consumption and increase the operation speed. Therefore, it would have been obvious to one having ordinary skill in the art to select the threshold voltage of the dual-gate transistors in the modified Austin's figure 1D to be ranged from about 0.3V to about 0.35V in order for the circuit operable in a low power supply, thereby reducing power consumption and increase the speed of the circuit.

As to claim 11, figure 1D shows the transistor of a first conductivity type is a p-channel metal oxide semiconductor (PMOS) transistor, and the dual-gated MOSFET include n-channel metal oxide semiconductor (NMOS) transistors.

As to claim 13, figure 1D shows the pair of input transmission lines are bit lines and the bit line capacitance are removed from the pair of output transmission lines.

As to claim 14, figure 1B shows circuit 51 coupled to memory array circuit. It is inherent that the memory array circuit comprising number of memory cells.

As to claim 15, the modified Austin's figure 1D fails to shows the latch circuit is coupled to a power supply voltage less than 1.0 Volt. However, Hidaka teaches in column 1, lines 32-45, that lower power supply voltage and threshold of the transistors in the circuit will reduce power consumption and increase the operation speed. Therefore, it would have been obvious to one having ordinary skill in the art use a supply voltage that less than 1 volt to supply to the modified Austin's figure 1D for the purpose of reducing power consumption.

As to claim 16, the modified Austin's figure 1D shows all elements of the claims (see the rejection of claim 10) except for the sense amplifier is able to output a full output sense voltage in less than 10 nanoseconds (ns). However, Hidaka teaches that by reducing the threshold of each transistors, the circuit will operate at high speed. Therefore, it would have been obvious to one having ordinary skill in the art to select particular thresholds for the transistors in Austin's figure 1D in order for the circuit able to output a full output sense voltage in less than 10 nanoseconds.

As to claim 32, Austin's figures 1D, 4 and 5 and Chung's figure 1 show all elements of the claim except for the processor and memory are formed on the same semiconductor substrate and integrated circuit. However, it is well known in the art that elements that from on the same semiconductor substrate and integrated circuit having the advantage of matching temperature and space and cost saving. Therefore, it would have been obvious to one having ordinary skill in the

Art Unit: 2816

art to make the processor and the memory to be formed on the same substrate and integrated circuit for the purpose of matching temperature and space or cost saving.

Claims 17, 18, 20-23, 26, 27, 29-31, 33-38, 44 and 45 recite similar limitations of claims 10, 11, 13-16. Therefore, they are rejected for the same reasons. Further called for claim 29, it is inherent for the memory circuit comprising a processor (figure 4).

As to claim 24, Austin's figure 1D shows the memory circuit includes a folded bit line memory circuit.

3. Claims 28 and 40-43 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kaneko et al. (U.S. Patent No. 6069828) in view of Austin (U.S. Patent No. 5982690), Hidaka (USP 6459301), and Chung (USP 5442209).

As to claims 28 and 40, Kaneko et al. teaches in figure 2 a memory circuit, and a method thereof, comprising a number of memory arrays (two sides of sense amplifier 15); a sense amplifier (15), a complementary pair of bit lines (BL1, BL1, BL2, BL2) input to the sense amplifier, a number of equilibration (14a, 14b), and a number of isolation transistors (18a, 18b). Thus, figure 2 shows all elements of the claim except for the detail of the sense amplifier. However, the modified of Austin's figure 1D in view of Chung's figure 1 and Hidaka reference (see the rejections above) show a sense amplifier circuit (see the rejection above) comprising a pair of cross-coupled inverters (153, 155 and 154, 156), wherein each inverter includes: a PMOS transistor (155, 156), a dual-gated NMOS transistor (153, 154) having a threshold voltage ranging from 0.3 V to 0.35 V, wherein the drain region for the dual-gated NMOS transistor is coupled to a drain region of the PMOS transistor; a pair of bit lines (outputs of 103), wherein each one of the pair of bit lines is coupled to a first gate of the dual-gated transistor in each

Art Unit: 2816

inverter; and a pair of output transmission lines (out, /out), wherein each one of the pair of output transmission lines is coupled to the drain region of the dual-gated NMOS transistor and the drain region of the PMOS transistor in each inverter. Austin's amplifier circuit having the advantage of reducing power consumption and having high speed. Therefore, it would have been obvious to one having an ordinary skill in the art to use the Austin's sense amplifier circuit for Kaneko et al.'s figure 2 for the purpose of reducing power consumption and having high speed.

As to claim 41, the modified Austin's figure 1D fails to shows the latch circuit is coupled to a power supply voltage less than 1.0 Volt. However, Hidaka teaches in column 1, lines 32-45, that lower power supply voltage and threshold of the transistors in the circuit will reduce power consumption and increase the operation speed. Therefore, it would have been obvious to one having ordinary skill in the art use a supply voltage that less than 1 volt to supply to the modified Austin's figure 1D for the purpose of reducing power consumption.

As to claim 16, the modified Austin's figure 1D shows all elements of the claims (see the rejection of claim 10) except for the sense amplifier is able to output a full output sense voltage in less than 10 nanoseconds (ns). However, Hidaka teaches that by reducing the threshold of each transistors, the circuit will operate at high speed. Therefore, it would have been obvious to one having ordinary skill in the art to select particular thresholds for the transistors in Austin's figure 1D in order for the circuit able to output a full output sense voltage in less than 10 nanoseconds.

As to claim 43, from the rejection above, it is inherent for the sense amplifier removes the bit line capacitance from a pair of output nodes of the sense amplifier.

### ***Response to Arguments***

Applicant's arguments have been fully considered but they are not persuasive.

Applicant argues that non of the prior art that teach the size of the dual gate transistor is ranging about 0.3V to 0.35V and the sense amplifier circuit is able to output a full output sense voltage in less than 10 ns. The examiner respectfully disagrees. Hadika teaches that by reducing the supply voltage and the threshold of each transistors, a circuit can operate in high speed and reduce its power consumption. One skill in the art would have been motivate to select the threshold of the dual gate transistors to be ranging from 0.3V to 0.35V in order to increase the speed of the circuit. Furthermore, with proper selection for the threshold of the transistors, the circuit will be able to output a full output sense voltage less than 10 ns because the circuit will achieve a high speed operation when the supply voltage the threshold each of the transistors in the circuit are reduced.

### ***Conclusion***

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,



Art Unit: 2816

however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. These references are cited as interest because they show some circuits analogous to the claimed invention.


5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Quan Tra whose telephone number is (703) 308-6174. The examiner can normally be reached on Monday to Friday from 7:40 am to 4:20 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tim Callahan, can be reach at (703) 308-4876. The fax phone number for this group is (703) 308-7722.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 308-0956.



QT  
September 4, 2003



Terry D. Cunningham  
Primary Examiner